

## EECS 322 Computer Architecture

## Pipeline Control,

## Data Hazards

## and Branch Hazards

Instructor: Francis G. Wolff wolff@eecs.cwru.edu Case Western Reserve University
This presentation uses powerpoint animation: please viewshow

## Models

Single-cycle model_(non-overlapping)

- The instruction latency executes in a single cycle
- Every instruction and clock-cycle must be stretched to the slowest instruction (p.438)

Multi-cycle model (non-overlapping)

- The instruction latency executes in multiple-cycles
- The clock-cycle must be stretched to the slowest step
- Ability to share functional units within the execution of a single instruction

Pipeline model (overlapping, p. 522)

- The instruction latency executes in multiple-cycles
- The clock-cycle must be stretched to the slowest step
- The throughput is mainly one clock-cycle/instruction
- Gains efficiency by overlapping the execution of multiple instructions, increasing hardware utilization. (p. 377)


## Recap: Can pipelining get us into trouble?

- Yes: Pipeline Hazards
- structural hazards: attempt to use the same resource two different ways at the same time
- e.g., multiple memory accesses, multiple register writes
- solutions:
- multiple memories (separate instruction \& data memory)
- stretch pipeline
- control hazards: attempt to make a decision before condition is evaulated
- e.g., any conditional branch
- solutions: prediction, delayed branch
- data hazards: attempt to use item before it is ready
- e.g., add r1,r2,r3; sub r4, r1 ,r5; Iw r6, 0(r7); or r8, r6 , r9
- solutions: forwarding/bypassing, stall/bubble


## Review: Single-Cycle Datapath

2 adders: PC+4 adder, Branch/Jump offset adder


Harvard Architecture: Separate instruction and data memory

## Review: Multi vs. Single-cycle Processor Datapath

Combine adders: add $11 / 2$ Mux \& 3 temp. registers, A, B, ALUOut Combine Memory: add 1 Mux \& 2 temp. registers, IR, MDR


Single-cycle $=1$ ALU + 2 Mem + 4 Muxes + 2 adders + OpcodeDecoders
Multi-cycle = 1 ALU + 1 Mem + $5 ½$ Muxes + 5 Reg (IR,A,B,MDR,ALUOut) + FSM

## Multi-cycle Processor Datapath

Single-cycle= 1 ALU + 2 Mem + 4 Muxes + $\mathbf{2}$ adders + OpcodeDecoders

$$
\text { Multi-cycle = } 1 \text { ALU + } 1 \text { Mem + 5½ Muxes + } 5 \text { Reg (IR,A,B,MDR,ALUOut) + FSM }
$$


$5 \times 32=160$ additional FFs for multi-cycle processor over single-cycle processor

$213+16$ = 229 additional FFs for pipeline over multi-cycle processor

## Overhead

Single-cycle model

- 8 ns Clock ( 125 MHz ), (non-overlapping)
- 1 ALU + 2 adders
- 0 Muxes
- 0 Datapath Register bits (Flip-Flops)

Multi-cycle model

- 2 ns Clock ( 500 MHz ), (non-overlapping)
- 1 ALU + Controller
- 5 Muxes
- 160 Datapath Register bits (Flip-Flops)

Pipeline model

- 2 ns Clock ( 500 MHz ), (overlapping)
- 2 ALU + Controller
- 4 Muxes

Chip Area Speed

373 Datapath + 16 Controlpath Register bits (Flip-Flops)

## Pipeline Control: Controlpath Register bits



## Pipeline Control: Controlpath table

Figure 5.20, Single Cycle

| Instruction | Reg <br> Dst | ALU <br> Src | Mem <br> Reg | Reg <br> Wrt | Mem <br> Red | Mem <br> Wrt | Bra- <br> nch | ALU <br> op1 | ALU <br> op0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| R-format | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| Iw | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| sw | X | 1 | X | 0 | 0 | 1 | 0 | 0 | 0 |
| beq | X | 0 | X | 0 | 0 | 0 | 1 | 0 | 1 |

Figure 6.28

| Instruction | Reg <br> Dst | ALU <br> Op1 | ALU <br> Op0 | ALU <br> Src | Bra- <br> nch | Mem <br> Red | Mem <br> Wrt | Reg <br> Wrt | Mem <br> Reg |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| R-format | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| Iw | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| sw | X | 0 | 0 | 1 | 0 | 0 | 1 | 0 | X |
| beq | X | 0 | 1 | 0 | 1 | 0 | 0 | 0 | X |

## Pipeline Hazards

Pipeline hazards

- Solution \#1 always works (for non-realtime) applications: stall, delay \& procrastinate!
Structural Hazards (i.e. fetching same memory bank)
- Solution \#2: partition architecture

Control Hazards (i.e. branching)

- Solution \#1: stall! but decreases throughput
- Solution \#2: guess and back-track
- Solution \#3: delayed decision: delay branch \& fill slot

Data Hazards (i.e. register dependencies)

- Worst case situation
- Solution \#2: re-order instructions
- Solution \#3: forwarding or bypassing: delayed load


## Pipeline Datapath and Controlpath



Figure 6.30
load inst.
Clock 1

Clock 2 Clock 3
Clock 3

load inst.
Clock 1

Clock 2 Clock 3
Clock 3


## Pipeline single stepping

|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Clock | <IF/ID> | <IID/EX> < | <EX/MEM> | <MEM/WB> |
|  | <PC, IR> | $<\mathrm{PC}, \mathrm{A}, \mathrm{B}, \mathrm{S}, \mathrm{Rt}, \mathrm{Rd} \mathrm{l}><$ | <PC, Z, ALU, B, R> | <MDR, ALU, R> |
| 0 | <0,?> | $<?, ?, ?, ?, ?, ?>$ <? | <?,?,?,?,?> | <?,?,?> |
| 1 | <4,1w \$10,20(\$1) > | $<0, ?, ?, ?, ?, ? \gg$ | <?,?,?,?,?> | <?,?,?> |
| 2 | <8,sub \$11,\$2,\$3> | $<4, \mathbf{C} \$ 1 \rightarrow 3, \mathbf{C} 10 \rightarrow 8,20, \$$ | \$10,0> <0,?,?,?,?> | <?,?,?> |
| 3 | $<12, \text { and } \$ 12, \$ 4, \$ 5>$ | $<8, \mathbf{C} \$ 2 \rightarrow 4, \mathbf{C} \$ 3 \rightarrow 4, \mathbf{X}, \$ 3,$ | $3, \$ 11><4+20 \ll 2 \rightarrow 8$ | 4,0,20+3 $\rightarrow \mathbf{2 3 , 8 , \$ 1 0 > < ? , ? , ? >}$ |
| 4 | <16,or \$13,\$6,\$7> | $<12, \mathbf{C} 4 \rightarrow 6, \mathrm{C} \$ 5 \rightarrow 7, \mathrm{X}, \$ 5$ | \$5,\$12><X,1,4-4=0, | $1><\operatorname{Mem}[23] \rightarrow 9,23, \$ 10>$ |
| 5 | <20,add \$14,\$8,\$9> | <16,C\$6,C\$7,X,\$7,\$13> | > < $\mathrm{X}, 0,1,7, \$ 12>$ | < $\mathrm{X}, \mathbf{0 , \$ 1 1 >}$ |

## Clock 1: Figure 6.31a





Clock 4: Figure 6.32b


## Data Dependencies: that can be resolved by forwarding



## Data Hazards: arithmetic



Figure 6.37

## Data Dependencies: no forwarding

Clock

sub $\$ 2, \$ 1, \$ 3$
and $\$ 12, \$ 2, \$ 5$


Suppose every instruction is dependant =1+2 stalls = $\mathbf{3}$ clocks

$$
\text { MIPS }=\frac{\text { Clock }}{\text { CPI }}=\frac{500 \mathrm{Mhz}}{3}=167 \text { MIPS }
$$

## Data Dependencies: no forwarding

A dependant instruction will take =1+2 stalls = $\mathbf{3}$ clocks
An independent instruction will take =1+0 stalls = 1 clocks

Suppose $10 \%$ of the time the instructions are dependant?
Averge instruction time $=10 \% * 3+90 \% * 1=0.10 * 3+0.90 * 1=1.2$ clocks
MIPS $=\frac{\text { Clock }}{\mathrm{CPI}}=\frac{500 \mathrm{Mhz}}{1.2}=417 \mathrm{MIPS}$ (10\% dependency)

MIPS $=\frac{\text { Clock }}{\mathrm{CPI}}=\frac{500 \mathrm{Mhz}}{3}=167$ MIPS (100\% dependency)
MIPS $=\frac{\text { Clock }}{C P \|}=\frac{500 \mathrm{Mhz}}{1}=500 \mathrm{MIPS}(0 \%$ dependency $)$

## Data Dependencies: with forwarding



Suppose every instruction is dependant $=1+0$ stalls $=1$ clock

$$
\text { MIPS }=\frac{\text { Clock }}{\text { CPI }}=\frac{500 \mathrm{Mhz}}{1}=500 \mathrm{MIPS}
$$

Data Dependencies: Hazard Conditions

## Data Hazard Condition

occurs whenever a data source needs a previous unavailable result due to a data destination.

Example


Data Hazard Detection
is always comparing a destination with a source.
Destination
EX/MEM.\$rdest $= \begin{cases}\text { Source } & \text { Hazard Type } \\ \text { ID/EX.\$rs } & \text { 1a. } \\ \text { ID/EX.\$rt } & \text { 1b. }\end{cases}$
MEM/WB.\$rdest $= \begin{cases}\text { ID/EX.\$rs } & 2 \mathrm{a} . \\ \text { ID/EX.\$rt } & 2 \mathrm{~b} .\end{cases}$

## Data Dependencies: Hazard Conditions

1a Data Hazard:

| sub | $\$ 2$, | $\$ 1$, |
| :--- | :--- | :--- |

1b Data Hazard:


2a Data Hazard:

| sub | $\$ 2$ | $\$ 1$, | $\$ 3$ |
| :--- | :--- | :--- | :--- |
| and | $\$ 12$, | $\$ 1$, | $\$ 5$ |
| or | $\$ 13$, | $\$ 2$, | $\$ 1$ |

2b Data Hazard:
sub \$2, \$1, \$3
and \$12, \$1, \$5
or \$13, \$6, \$2

EX/MEM. $\$$ rd = ID/EX. $\$$ rs sub $\$ r d$, \$rs, \$rt and \$rd, \$rs, \$rt

EX/MEM.Srd = ID/EX. $\$$ rt
sub \$rd, \$rs, \$rt and \$rd, \$rs, ${ }^{\text {\$rt }}$

MEM/WB. \$rd = ID/EX. \$rs sub \$rd \$rs, \$rt sub \$rd, \$rs, \$rt and \$rd, \$rs, \$rt

MEM/WB. $\$$ rd = ID/EX. \$rt sub $\$ \mathrm{rrd}$ \$rs, \$rt
sub \$rd, \$rs, \$rt and \$rd, \$rs, \$rt

## Data Dependencies: Worst case

## Data Hazard:



Data Hazard 1a: EX/MEM.\$rd = ID/EX.\$rs
Data Hazard 1b:
Data Hazard 2a: MEM/WB.\$rd = ID/EX.\$rs
Data Hazard 2b:

EX/MEM.\$rd = ID/EX.\$rt

MEM/WB.\$rd = ID/EX.\$rt

Data Dependencies: Hazard Conditions


Pipeline Registers


a. No forwarding

b. With forwarding

## Data Hazards: Loads



Figure 6.44

## Data Hazards: load stalling



Figure 6.45

Data Hazards: Hazard detection unit (page 490)

## Stall Condition

Source Destination
$\left.\begin{array}{l}\text { IF/ID.\$rs } \\ \text { IF/ID. } \$ r t\end{array}\right\}=$ ID/EX. $\$$ rt $\Lambda$ ID/EX.MemRead=1

Stall Example


No Stall Example:(only need to look at next instruction) Iw \$2, 20(\$1) Iw \$rt, addr(\$rs) and \$4, \$1, \$5 and \$rd, \$rs, \$rt or $\$ 8, \$ 2, \$ 6$ or \$rd, \$rs, \$rt

## Data Hazards: Hazard detection unit (page 490)

```
No Stall Example:(only need to look at next instruction)
Iw \$2, 20(\$1) Iw \$rt, addr(\$rs)
and \$4, \$1, \$5 and \$rd, \$rs, \$rt
or \(\$ 8, \$ 2, \$ 6\) or \(\$ r d, \$ r s, \$ r t\)
```

Example
load: assume half of the instructions are immediately followed by an instruction that uses it.

What is the average number of clocks for the load?
load instruction time: 50\%*(1 clock) + 50\%*(2 clocks)=1.5

## Hazard Detection Unit: when to stall



Figure 6.46

## Data Dependency Units

Forwarding Condition

## Source Destination <br> ID/EX.\$rs ID/EX.\$rt <br> ID/EX.\$rs <br> ID/EX.\$rt <br> $\}=E X / M E M . \$ r d$ <br> $\}=$ MEM/WB.\$rd

Stall Condition
Source
Destination
IF/ID.\$rs IF/ID.\$rt
$\}=$ ID/EX.\$rt $\Lambda$ ID/EX.MemRead=1

Data Dependency Units

## Pipeline Registers

## Stalling Comparisons <br> Forwarding Comparisons



## Stall Condition

Source
Destination
IF/ID.\$rs IF/ID.\$rt
$\}=$ ID/EX.\$rt $\Lambda$ ID/EX.MemRead $=1$

## Branch Hazards: Soln \#1, Stall until Decision made (fig. 6.4)



Soln \#1: Stall until Decision is made
@44:
@48:
@4C:
@50:
and \$12, \$2, \$5
or $\$ 13, \$ 6, \$ 2$
add \$14, \$2, \$2
iw $\$ 4,50(\$ 7)$
Program execution order
(in instructions)
add $\$ 4, \$ 5, \$ 6$
beq $\$ 1, \$ 2,40$
Iw $\$ 3,300(\$ 0)$

| Instruction fetch | Reg | ALU | Data access | Reg |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 ns | Instruction fetch | Reg | ALU | Data access | Reg |  |  |
|  |  |  | nstruction fetch | Reg | ALU | Data access | Reg |

## Stall

Decision made in ID stage: do load

## Branch Hazards: Soln \#2, Predict until Decision made



## Branch Hazards: Soln \#3, Delayed Decision



## Branch Hazards: Soln \#3, Delayed Decision



## Branch Hazards: Decision made in the ID stage (figure 6.4)



## Branch Hazards: Soln \#2, Predict until Decision made



Figure 6.50

Figure 6.51


## Performance

load: assume half of the instructions are immediately followed by an instruction that uses it (i.e. data dependency) load instruction time $=50 \%{ }^{*}(1$ clock $)+50 \%{ }^{*}(2$ clocks $)=1.5$

Jump: assume that jumps always pay 1 full clock cycle delay (stall). Jump instruction time = 2

Branch: the branch delay of misprediction is 1 clock cycle that $25 \%$ of the branches are mispredicted.
branch time $=75 \%{ }^{*}(1$ clocks $)+25 \%{ }^{*}(2$ clocks $)=1.25$

## Performance, page 504

Also known as the instruction latency with in a pipeline

Pipeline throughput

| Instruction | SingleCycle | Multi-Cycle Clocks | Pipeline Cycles | Instruction Mix |
| :---: | :---: | :---: | :---: | :---: |
| loads | 1 | 5 | $\begin{aligned} & 1.5 \\ & (50 \% \text { dependancy }) \end{aligned}$ | 23\% |
| stores | 1 | 4 | 1 | 13\% |
| arithmetic | 1 | 4 | 1 | 43\% |
| branches | $1$ | 3 | $\begin{aligned} & 1.25 \\ & (25 \% \text { dependancy }) \end{aligned}$ | 19\% |
| jumps | $1$ |  | 2 | 2\% |
| Clock <br> speed | $\begin{array}{\|l\|} \hline 125 \mathrm{Mhz} \\ \hline 8 \mathrm{~ns} \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 500 \mathrm{Mhz} \\ 2 \mathrm{~ns} \\ \hline \end{array}$ | $\begin{aligned} & 500 \mathrm{Mhz} \\ & 2 \mathrm{~ns} \\ & \hline \end{aligned}$ |  |
| $\mathrm{CPI}$ | $1$ | 4.02 | 1.18 | = $\Sigma$ Cycles*Mix |
|  | 125 MIPS | 125 MIPS | 424 MIPS | = Clock/CPI |

load instruction time $=50 \%{ }^{*}(1$ clock $)+50 \%{ }^{*}(2$ clocks $)=1.5$
branch time $=75 \%{ }^{*}(1$ clocks $)+25 \%{ }^{*}(2$ clocks $)=1.25$

