Name:
Email:
Problem 1: A group of EECS students have decided to compete with Motorola Corporation in the embedded DSP wireless network market. The RISCEE3 computer is a 16 bit single-cycle computer.

There is only 1 register (i.e. accumulator, called $A$ ). The PC and alu are eight bits wide.
Note: You can remove and keep the RISCEE3 and RISCEE4 diagrams from the exam.
Remember: anything AND with zero is always zero. Anything OR with one is one.
There is only one instruction format shown as follows:

| Opcode | Data8 or Address8 field |
| :--- | :--- |
| 8 bits | 8 bits |
| $15-8$ | $7-0$ |

(a) (12\%) Fill in the settings of the control lines determined by the all the instructions (use X for Don't Care)

| Machine <br> Instruction | Operation | RegDst | ALU | MemWrite | RegWrite | BZ | P0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| clear | A = 0 | $\mathbf{2}$ | $\mathbf{4}$ | $\mathbf{0}$ | 1 | 0 | 0 |
| addi data8 | A = A + data8 | $\mathbf{2}$ | 5 | 0 | 1 | 0 | 0 |
| add addr8 | A = A + Memory[addr8] | 0 | 3 | 0 | 1 | 0 | 0 |
| store addr8 | Memory[addr8] = A | X | $\mathbf{3}$ | $\mathbf{1}$ | 0 | 0 | 0 |
| bne addr8 | If (A $=0)\{$ PC =addr8; $\}$ | X | $\mathbf{1}$ | $\mathbf{0}$ | 0 | $\mathbf{1}$ | 0 |
| apc | $\mathbf{3}$ | X | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | 0 |  |

(b) $(20 \%)$ Using the above instruction set, fill in the code for the pseudo-instructions

| PseudoInstruction | Operation | Assembly machine instructions (from part 1a) |
| :---: | :---: | :---: |
| loadi data8 | A = data8 | clear \# A=0; <br> addi data8 \# A=0+data8 |
| load address8 | A = Memory[addr8] | clear \# A=0; <br> add addr8 <br>  \# A=0+Memory[addr8] |
| jmp address8 | pc = address8 | clear \# A=0; <br> addi 1 \# A=1; always not zero <br> bne addr8 \# if $(1!=0)\{$ pc = addr8; \} <br> \#alternate solution:  <br> apc \#A=PC; Assume PC not zero <br> bne addr8 \#always branch  |
| jal address8 | $\mathrm{A}=\mathrm{PC}+\mathrm{x}$; $\mathrm{PC}=$ addess8 Where A really contains the return address after the pseudo instruction returns. (Assume PC never becomes zero) | apc \#A $=$ PC+2: <br> addi 4$\quad$ \#...+ length of addi and bne |

Problem 2: The Credit Suisse First Boston investment bank will only invest in the multi-cycle RISCEE4 architecture for the machine instructions of problem 1a. Use X for Don't Care. Assume parts $2 \mathrm{a}, 2 \mathrm{~b}, 2 \mathrm{c}$ are independent of each other. Assume the 8 bit memory system is smart and loads the proper 16 bits in the IR register in one memory read cycle.
(a) (10\%) Fill in the settings of the control lines needed for the "clear" instruction.

| Clock <br> Step | Mem <br> Write | Mem <br> Read | IorD | IR <br> write | P0 | BZ | PC <br> src | ALU <br> op | ALU <br> srcA | ALU <br> srcB | Reg <br> Write | Reg <br> Dst |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{T}_{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{X}$ | $\mathbf{1}$ | $\mathbf{5}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | fetch |
| $\mathrm{T}_{2}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{X}$ | decode |
| $\mathrm{T}_{3}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{4}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | Aluout $=0$ |
| $\mathrm{~T}_{4}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{1}$ | $\mathbf{0}$ | A=aluout |

$T_{1}$ and $T_{2}$ : RegWrite could equal $X$ here because clear instruction will overwrite it later in $T_{4}$ but since are used by all other instructions also at $T_{1}$ and $T_{2}$, RegWrite must equal 0.
Alternate solution: Merge $T_{2}$ \& $T_{3}$ from above. During instruction decode set ALUOut to zero

| Clock <br> Step | Mem <br> Write | Mem <br> Read | IorD | IR <br> write | P0 | BZ | PC <br> src | ALU <br> op | ALU <br> srcA | ALU <br> srcB | Reg <br> Write | Reg <br> Dst |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{T}_{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{X}$ | $\mathbf{1}$ | $\mathbf{5}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | fetch |
| $\mathrm{T}_{2}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{4}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{X}$ | Decode <br> Aluout $=0$ <br> $\mathrm{~T}_{3}$ |

(b) (10\%) Fill in the settings of the control lines needed for "add" from memory instruction.
$\left.\begin{array}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}\hline \begin{array}{l}\text { Clock } \\ \text { Step }\end{array} & \begin{array}{l}\text { Mem } \\ \text { Write }\end{array} & \begin{array}{l}\text { Mem } \\ \text { Read }\end{array} & \text { IorD } & \begin{array}{l}\text { IR } \\ \text { write }\end{array} & \text { P0 } & \text { BZ } & \begin{array}{l}\text { PC } \\ \text { src }\end{array} & \begin{array}{l}\text { ALU } \\ \text { op }\end{array} & \begin{array}{l}\text { ALU } \\ \text { srcA }\end{array} & \begin{array}{l}\text { ALU } \\ \text { srcB }\end{array} & \begin{array}{l}\text { Reg } \\ \text { Write }\end{array} & \begin{array}{l}\text { Reg } \\ \text { Dst }\end{array} & \\ \hline \mathrm{T}_{1} & \mathbf{0} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{X} & \mathbf{1} & \mathbf{5} & \mathbf{0} & \mathbf{0} & \mathbf{0} & \mathbf{X} & \text { fetch } \\ \hline \mathrm{T}_{2} & \mathbf{0} & \mathbf{0} & \mathbf{X} & \mathbf{0} & \mathbf{0} & \mathbf{0} & \mathbf{X} & \mathbf{X} & \mathbf{X} & \mathbf{X} & \mathbf{0} & \mathbf{X} & \text { decode } \\ \hline \mathrm{T}_{3} & \mathbf{0} & \mathbf{0} & \mathbf{X} & \mathbf{0} & \mathbf{0} & \mathbf{0} & \mathbf{X} & \mathbf{1} & \mathbf{X} & \mathbf{3} & \mathbf{0} & \mathbf{X} & \text { Aluout }=\text { AR } \\ \text { IR[7:0] }\end{array}\right]$

## Alternate solution: Merge $T_{2}$ \& $T_{3}$ from above. During instruction decode set ALUOut to addr8

| Clock <br> Step | Mem <br> Write | Mem <br> Read | IorD | IR <br> write | P0 | BZ | PC <br> src | ALU <br> op | ALU <br> srcA | ALU <br> srcB | Reg <br> Write | Reg <br> Dst |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{T}_{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{X}$ | $\mathbf{1}$ | $\mathbf{5}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | fetch |
| $\mathrm{T}_{2}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{1}$ | $\mathbf{X}$ | $\mathbf{3}$ | $\mathbf{0}$ | $\mathbf{X}$ | Decode <br> Aluout= <br> IR[7:0] |
| $\mathrm{T}_{3}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{X}$ | Memread |
| $\mathrm{T}_{4}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{5}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{X}$ | ALUout $=$ <br> mdra |
| $\mathrm{T}_{5}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{1}$ | $\mathbf{0}$ | A=aluout |

(c) (10\%) Fill in the settings of the control lines needed for "bne" instruction

| Clock <br> Step | Mem <br> Write | Mem <br> Read | IorD | IR <br> write | P0 | BZ | PC <br> src | ALU <br> op | ALU <br> srcA | ALU <br> srcB | Reg <br> Write | Reg <br> Dst |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{T}_{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{X}$ | $\mathbf{1}$ | $\mathbf{5}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | fetch |
| $\mathrm{T}_{2}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{X}$ | decode |
| $\mathrm{T}_{3}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathrm{PC}=$ <br> $(\mathrm{A}!=0) ?$ <br> $\mathrm{RR}[7-0] ;$ |

(d) (12\%) Fill in the critical path times for each instruction. The delay time of the functional units are as follows Memory Write 8 ns , Memory Read 5 ns , Register (read or write) and opcode decode 1 ns , and ALU \& Adders 2 ns .

| Instruction | Instruction <br> memory | Decode <br> \& Register <br> Read | $1^{\text {st }}$ ALU <br> operation | Data <br> Memory | $2^{\text {nd }}$ ALU <br> operation | Register <br> Write | Total <br> Time | Clock <br> Cycles |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| clear | 5 | 1 | 2 |  |  | 1 | 9 | 4 |
| alternate <br> clear | 5 | 1 |  |  |  | 1 | 7 | 3 |
| addi | 5 | 1 | 2 |  |  | 1 | 9 | 4 |
| add | 5 | 1 | 2 | 5 | 2 | 1 | 16 | 6 |
| store | 5 | 1 | 2 | 8 |  |  | 16 | 4 |
| bne | 5 | 1 | $2^{*}$ |  |  |  | 8 | 3 |
| apc | 5 | 1 | 2 |  |  |  | 1 | 9 |
| 4 |  |  |  |  |  |  |  |  |

* Branch needs 2ns to compute zero value detectin ALU.
(e) (8\%) Determine the fastest clock speed for the computer to work properly in frequency and show why.
\{ Graders: use the slowest resource from part 2d in columns 2 to 7
Clock period is the slowest resource in any one step: 8 ns
Clock frequency $=1 /$ period $=1 / 8 \mathrm{~ns}=125 \mathrm{Mhz}$
(f) (18\%) Fill in the Clock, CPI, and MIPS in the above table and show all calculations.
\{ Graders: use the student's own data from part 2d and 2e. Grade only CPI and MIPS \}

| Instruction | Clock Cycles | Instruction Mix |
| :---: | :---: | :---: |
| clear | 4 | 10\% |
| addi | 4 | 30\% |
| add | 6 | 20\% |
| store | 4 | 10\% |
| bne | 3 | 5\% |
| apc | 4 | 25\% |
| Clock speed | 125 MHz |  |
| CPI | 4.35 | 4* $10 \%+30$ |
| MIPS | 28.7 | $125 \mathrm{MHz} / 4$ |

## Alternate solution: Clear $=3$ clocks

CPI $=4.25=4^{*}(30 \%+10 \%+25 \%)+3^{*}(10 \%+5 \%)+6^{*} 20 \%$
MIPS $=29.4=125 \mathrm{MHz} / 4.25$

The technology group of Credit Suisse First Boston, www.tech.csfb.com, would like you to have access to the following extra credit which can be only used for this exam and the previous exam.
\{ Graders: Extra credit solutions are either right or wrong. No partial credit. \}
a) (3\%). Assemble the following machine instruction into binary \& is located at address 0x17081812

| Field 1 | Fields 2 and etc. | MIPS instruction |
| :--- | :--- | :--- |
| 000011 | 00000000000000000000001101 <br> $=0 \times 17081868-(0 \times 17081812+4) \gg 2=0 \times d$ | jal $0 \times 17081868$ |

* Alternate (correct answer): the instruction is not located on a word boundary.
b) (2\%) Give the two's complement of the 12 bit signed binary $0 \times 911$
$-0 \times 911=(\sim 0 \times 911+1)=(\sim 100100010001+1)=(011011101110+1)=011011101111=0 \times 6 E F$
c) (2\%) Convert -17 into a $\mathbf{5}$ bit signed binary. Not possible, cannot fit in 5 bits $17=16+1=10001 ; \sim 17=01110 ; \sim 17+1=01111$; incorrect sign bit
d) $(2 \%)$ Convert the 6 bit signed binary 111001 into decimal $1^{*}-32+1^{*} 16+1^{*} 8+0 * 4+0 * 2+0 * 1=-32+16+8+1=-7$
e) $(5 \%)$ Add $0 \times F$ and $0 \times F$ and what is the signed overflow bit $=0 \quad=$ Cout $_{3} \wedge \mathrm{Cin}_{3}$

| Cin | 1 V | 1 V | 1 |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1 |
|  |  |  | 1 | 1 |
| Sum | 1 | 1 | 1 | 0 |
| Cout | 1 | 1 | 1 | 1 |

f) ( $3 \%$ ) Multiply the 2 bit unsigned binary numbers 11 by 11 into a $\mathbf{4}$ bit unsigned binary number.

g) Assume the register size is 2-bits and contain some symbolic values, so that $\$ s 1=x$ and $\$ s 2=y$.

|  |  | Symbolic contents of \$s1 |  |  | Symbolic contents of \$s2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | X |  | =11 | Y |  | =10 |
| add | \$s1,\$s1,\$s2 | X+Y |  | =01 | Y |  | =10 |
| sub | \$s2,\$s1,\$s2 | $X+Y$ |  | =01 | X | $=(X+Y)-Y$ | $=11$ |
| sub | \$s1,\$s1,\$s2 | Y | $=(X+Y)-\mathrm{X}$ | $=00$ | X |  | =11 |

(a) (3\%) Fill in the symbolic values of the registers.
(b) (3\%) What does this code symbolically do? Swap the contents of \$s1 with \$s2
(c) $(3 \%)$ Will the code work for these 2-bit binary values, when $\$ s 1=11$ and $\$ s 2=10$ and give reason. After the swap $\$ \mathrm{~s} 1$ should be 10 and $\$$ s 2 should be 11 but because the overflow or the register size is too small, this symbolic swap give the wrong numerical results of $\$ \mathrm{~s} 1=00$ and $\$ \mathrm{~s} 2=11$

