Test 2 solutions

Name:

Email: _____

Problem 1: A group of EECS students have decided to compete with Motorola Corporation in the embedded DSP wireless network market. The RISCEE3 computer is a **16** bit <u>single</u>-cycle computer.

There is only **1 register** (i.e. accumulator, called A). The PC and alu are eight bits wide. **Note: You can remove and keep the RISCEE3 and RISCEE4 diagrams from the exam.** *Remember: anything AND with zero is always zero. Anything OR with one is one.*

There is only one instruction format shown as follows:

Opcode	Data8 or Address8 field
8 bits	8 bits
15-8	7 - 0

(a) (12%) Fill in the settings of the control lines determined by the all the instructions (use X for Don't Care)

Machi	ine	Operation	RegDst	ALU	MemWrite	RegWrite	ΒZ	P0
Instru	ction							
clear		A = 0	2	4	0	1	0	0
addi	data8	A = A + data8	2	5	0	1	0	0
add	addr8	A = A + Memory[addr8]	0	3	0	1	0	0
store	addr8	Memory[addr8] = A	X	3	1	0	0	0
bne	addr8	If (A != 0) { PC = addr8;}	X	1	0	0	1	0
apc		A = PC+2	3	X	0	1	0	0

(b) (20%) Using the above instruction set, fill in the code for the pseudo-instructions

Pseu Instru	do- iction	Operation	Asser	nbly machine	e instructions (from part 1a)
loadi	data8	A = data8	clear addi	data8	# A=0; # A=0+data8
load	address8	A = Memory[addr8]	clear add	addr8	# A=0; # A=0+Memory[addr8]
jmp	address8	pc = address8	clear addi bne #alter apc bne	1 addr8 mate solutio addr8	<pre># A=0; # A=1; always not zero # if (1 != 0) { pc = addr8; } on: #A=PC; Assume PC not zero #always branch</pre>
jal	address8	A=PC+x; PC=addess8 Where A really contains the return address after the pseudo instruction returns. (Assume PC never becomes zero)	apc addi bne	4 addr8	#A = PC+2: #…+ length of addi and bne #←return address here (=A)!

Problem 2: The Credit Suisse First Boston investment bank will only invest in the multi-cycle RISCEE4 architecture for the machine instructions of problem 1a. Use X for Don't Care. Assume parts 2a, 2b, 2c are independent of each other. Assume the 8 bit memory system is smart and loads the proper 16 bits in the IR register in one memory read cycle.

	/		3										
Clock	Mem	Mem	lorD	IR	P 0	ΒZ	PC	ALU	ALU	ALU	Reg	Reg	
Step	Write	Read		write			src	ор	srcA	srcB	Write	Dst	
T ₁	0	1	1	1	1	X	1	5	0	0	0	X	fetch
T ₂	0	0	X	0	0	0	X	Χ	Χ	Χ	0	X	decode
T ₃	0	0	X	0	0	0	X	4	Χ	X	X	X	Aluout=0
T ₄	0	0	X	0	0	0	X	X	Χ	X	1	0	A=aluout

(a) (10%) Fill in the settings of the control lines needed for the "clear" instruction.

T₁ and T₂: RegWrite could equal X here because clear instruction will overwrite it later in T₄ but since are used by all other instructions also at T₁ and T₂, RegWrite must equal 0.

Alternat	te solut	ion: M	erge T	2 & 7	3 fro	m al	bove.	During	ן instru	iction de	ecode s	set ALU	Out to	zero

Clock	Mem	Mem	lorD	IR	P0	ΒZ	PC	ALU	ALU	ALU	Reg	Reg	
Step	Write	Read		write			src	ор	srcA	srcB	Write	Dst	
T ₁	0	1	1	1	1	X	1	5	0	0	0	Χ	fetch
T ₂	0	0	X	0	0	0	X	4	X	X	0	X	Decode Aluout=0
T ₃	0	0	X	0	0	0	X	X	X	X	1	0	A=aluout

(b) (10%) Fill in the settings of the control lines needed for "add" from memory instruction.

Clock	Mem	Mem	lorD	IR	P0	ΒZ	PC	ALU	ALU	ALU	Reg	Reg	
Step	Write	Read		write			src	ор	srcA	srcB	Write	Dst	
T ₁	0	1	1	1	1	X	1	5	0	0	0	X	fetch
T ₂	0	0	X	0	0	0	X	X	X	X	0	X	decode
T ₃	0	0	X	0	0	0	X	1	X	3	0	X	Aluout= IR[7:0]
T ₄	0	1	0	0	0	0	X	X	X	X	0	X	Memread
T ₅	0	0	X	0	0	0	X	5	1	1	0	X	ALUout= mdr+a
T ₆	0	0	X	0	0	0	X	X	X	X	1	0	A=aluout

Alternate solution: Merge T₂ & T₃ from above. During instruction decode set ALUOut to addr8

Clock	Mem	Mem	lorD	IR	P0	ΒZ	PC	ALU	ALU	ALU	Reg	Reg	
Step	Write	Read		write			SIC	ор	srcA	srcB	Write	Dst	
T ₁	0	1	1	1	1	X	1	5	0	0	0	X	fetch
T ₂	0	0	X	0	0	0	X	1	X	3	0	X	Decode Aluout= IR[7:0]
T ₃	0	1	0	0	0	0	X	X	Χ	X	0	X	Memread
T ₄	0	0	X	0	0	0	X	5	1	1	0	X	ALUout= mdr+a
T ₅	0	0	X	0	0	0	X	X	X	X	1	0	A=aluout

(c) (10%) Fill in the settings of the control lines needed for "bne" instruction

Clock	Mem	Mem	lorD	IR	P0	ΒZ	PC	ALU	ALU	ALU	Reg	Reg	
Step	Write	Read		write			SrC	ор	srcA	srcB	Write	Dst	
T ₁	0	1	1	1	1	X	1	5	0	0	0	X	fetch
T ₂	0	0	X	0	0	0	X	X	X	Χ	0	Χ	decode
T ₃	0	0	X	0	0	1	2	1	1	X	0	X	PC= (A!=0)? IR[7-0];

(d) (12%) Fill in the critical path times for each instruction. The delay time of the functional units are as follows Memory Write 8 ns, Memory Read 5 ns, Register (read or write) and opcode decode 1 ns, and ALU & Adders 2 ns.

Instruction	Instruction	Decode	1 st ALU	Data	2 nd ALU	Register	Total	Clock
	memory	& Register	operation	Memory	operation	Write	Time	Cycles
		Read						
clear	5	1	2			1	9	4
alternate clear	5	1				1	7	3
addi	5	1	2			1	9	4
add	5	1	2	5	2	1	16	6
store	5	1	2	8			16	4
bne	5	1	2*				8	3
apc	5	1	2			1	9	4

* Branch needs 2ns to compute zero value detect in ALU.

(e) (8%) Determine the fastest clock speed for the computer to work properly in frequency and show why.

{ Graders: use the slowest resource from part 2d in columns 2 to 7 }

Clock period is the slowest resource in any one step: 8 ns Clock frequency = 1/period = 1/8ns = 125 Mhz

(f) (18%) Fill in the Clock, CPI, and MIPS in the above table and show all calculations.

{ Graders: use the student's own data from part 2d and 2e. Grade only CPI and MIPS }

Instruction	Clock 🔺	Instruction	
	Cycles	Mix /	
clear	4	10% /	
addi	4	30%	
add	6	20%	
store	4	10%	
bne	3	<u></u> 5%	
apc	4	25%	
Clock	125 MHz 🎽		
speed			
CPI	4.35	4*(10%+30	%+10%+25%)+3*5%+6*20%=4*75%+3*5%+6*20%
MIPS	28.7	125 MHz/4.	35

Alternate solution: Clear = 3 clocks

CPI = **4.25** = 4*(30%+10%+25%)+3*(10%+5%)+6*20% MIPS = **29.4** = 125MHz/4.25 The technology group of *Credit Suisse First Boston*, www.tech.csfb.com, would like you to have access to the following *extra credit which can be only used for this exam and the previous exam.*

{ Graders: Extra credit solutions are either right or wrong. No partial credit. }

a) (3%). Assemble the following machine instruction into binary & is located at address 0x17081812

Field 1	Fields 2 and etc.	MIPS instruction
000011	00 0000 0000 0000 0000 0000 1101	jal 0x17081868
	= 0x17081868 - (0x17081812 + 4)>>2 = 0xd	

* Alternate (correct answer): the instruction is not located on a word boundary.

- b) (2%) Give the two's complement of the **12** bit signed binary **0x911** -0x911 = (~0x911+1) = (~100100010001+1) = (011011101110+1) = **011011101111 = 0x6EF**
- c) (2%) Convert **-17** into a **5** bit signed binary. Not possible, cannot fit in 5 bits 17 = 16+1 = 10001; ~17 = 01110; ~17+1 = 01111; incorrect sign bit
- d) (2%)Convert the **6** bit signed binary **111001** into decimal 1*-32 + 1*16 + 1*8 + 0*4 + 0*2 + 0*1 = -32+16+8+1= -7



f) (3%) Multiply the 2 bit <u>un</u>signed binary numbers **11** by **11** into a **4** bit <u>un</u>signed binary number.



g) Assume the register size is **2-bits** and contain some symbolic values, so that \$s1=x and \$s2=y.

0,	0				,		
		Symbolic contents of \$s1		Symbolic contents of \$s2			
		Х		=11	Υ		=10
add	\$s1,\$s1,\$s2	X+Y		=01	Υ		=10
sub	\$s2,\$s1,\$s2	X+Y		=01	X	= (X+Y) – Y	= 11
sub	\$s1,\$s1,\$s2	Υ	= (X+Y) – X	=00	Χ		=11

(a) (3%) Fill in the symbolic values of the registers.

(b) (3%) What does this code symbolically do? Swap the contents of \$s1 with \$s2

(c) (3%) Will the code work for these 2-bit binary values, when \$s1=11 and \$s2=10 and give reason. After the swap \$s1 should be 10 and \$s2 should be 11 **but because the <u>overflow</u> or the <u>register</u> <u>size is too small</u>, this symbolic swap give the wrong numerical results of \$s1=00 and \$s2=11**