## EECS 281: Homework \#1

Name: $\qquad$

Email: $\qquad$

1. Given the boolean expression: $f(a, b)=(a+b)(\overline{a \cdot b})$
(a) Draw the logic gate schematic:
(b) Re-write as a C++/JAVA expression: $f=$
(c) Re-write as a VHDL expression: $f<=$ $\qquad$
(d) Fill in the truth table

| $a b$ | $a+b$ | $a \cdot b$ | $\overline{a \cdot b}$ | $f=(a+b)(\overline{a \cdot b})$ |
| :---: | :---: | :---: | :---: | :---: |
| 00 |  |  |  |  |
| $0 \quad 1$ |  |  |  |  |
| 10 |  |  |  |  |
| 11 |  |  |  |  |

2. Given the following logic circuit

(a) Give the truth table of a, b, c, d, e, g and f:
(b) Give the boolean expression of $\mathrm{e}, \mathrm{g}$ and f :
$\mathrm{e}=$
$\mathrm{g}=$
$\mathrm{f}=$
(c) Compare the truth table of part 1d with 2a. Are they the same? Yes or No.

What other common logic function is $f(a, b)$ similar to?
(d) Fill in the timing diagram including trigger lines (0 ns delay) for 2(a).

3. Given the following logic circuit

(a) Give the truth table of $\mathrm{a}, \mathrm{b}, \mathrm{u}, \mathrm{v}, \mathrm{w}, \mathrm{x}$ and f :
(b) Give the boolean expression of $f(a, b)=$ $\qquad$
(c) Re-write as a C++/JAVA expression: $f=$ $\qquad$
(d) Re-write as a VHDL expression: $f<=$ $\qquad$

